31 MSI - (Marvell Semiconductor Inc.) US · Santa Clara, CA

Senior Staff, Hardware Design - PCB Boards for Chip Validation — Santa Clara, CA

Full-timeSanta Clara, CAPosted 2026-07-17Apply on Workday

Full job description

About Marvell

Your Team, Your Impact

Design and architecture for Central Engineering hardware, Platform development for on-board subsystems to support chip test infrastructure. You will participate in FPGA/Firmware/Software development, lab testing and chip level bring up activities. Central Engineering is the center hub providing advanced silicon IP to be used by all the other fast growing business units including Data Center, Enterprise, Optics, Custom Computing, Storage and Networking. You’ll be part of the Hardware engineering team designing platforms for many different projects at Marvell. Marvell is developing state of the art complex chips and systems for Data Center applications and you will be exposed to leading edge technologies and have the opportunity be part of this high growth and innovative environment.

What You Can Expect

  • Create and review schematics and PCB layout and provide design constraints to layout.
  • Evaluate and select new components such as power supplies, power FETs, low jitter Clocks, logic IC, etc.
  • Create spice simulation test benches for power and control circuits.
  • Collaborate with internal firmware/software teams on implementing board level and Chip diagnostics using Python.
  • Lab bring up and board level test/debug on new PCB hardware.
  • FPGA designs using Verilog.

What We're Looking For

  • Bachelor CE/EE degree (MS preferred) in Electrical Engineering, with 5+ years of experience in data communication systems or similar field.
  • Must have experience in board level circuit design, simulation and hands-on test and board bringup.
  • Proficiency in OrCad Capture, Cadence Allegro, Python environments.
  • Strong Knowledge in signal and power integrity for high speed PCB designs for network applications.
  • Understanding of the PCB fab and assembly processes for engineering protos.
  • Proficiency with lab test equipment (Scopes, VNA, TDR).
  • knowledge in FPGA and Verilog a plus
  • Ability to communicate well and work closely and cross-functionally with engineering groups in resolving issues

Expected Base Pay Range (USD)

127,630 - 191,200, $ per annum

Interview Integrity

#LI-JT2